Skip to content
View deigiudi's full-sized avatar

Block or report deigiudi

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. kayrv32 kayrv32 Public

    A Verilog implementation of a RISC-V RV32I based microprocessor (classic 5-stage, in-order, single issue)

    Verilog 2

  2. PortingKlessydra PortingKlessydra Public

    PULPino platform port (in SystemVerilog, RISC-V ISA) with Klessydra X0-v14 core (in VHDL) for operation on Zedboard.

    VHDL 1

  3. PICassembler PICassembler Public

    Assembler and disassembler for ISA of Microchip PIC16F672A microcontroller.

    C 1

  4. Orazio_on_dsPIC33 Orazio_on_dsPIC33 Public

    A porting of Orazio firmware for dsPIC33FJ on a MuIn dsNav board

    C